VHDL code for half adder
1. VHDL code for half adder using Dataflow modelling: library ieee; use ieee.std_logic_1164.all; entity half_adder is port (a, b: in std_logic; sum, carry_out: out std_logic); end half_adder; architecture dataflow of half_adder is begin sum <= a xor b; carry_out <= a and b; end dataflow; 2. VHDL code for half adder using Structural modelling: library […]
VHDL code for half adder Read More »