VHDL code for half adder

1. VHDL code for half adder using Dataflow modelling: library ieee; use ieee.std_logic_1164.all; entity half_adder is port (a, b: in std_logic; sum, carry_out: out std_logic); end half_adder; architecture dataflow of half_adder is begin sum <= a xor b; carry_out <= a and b; end dataflow; 2. VHDL code for half adder using Structural modelling: library …

VHDL code for half adderRead More »

Synthesis vs Simulation in VHDL

Simulation in VHDL: It describes the behaviour of the circuit in terms of input signals, the output signals, knowledge of delays. The behaviour described in terms of occurrences of events and waveforms on signals. In this mode, design description is compiled and simulated and the results are evaluated. Simulation process in VHDL is based on …

Synthesis vs Simulation in VHDLRead More »

VHDL Modelling Styles: Behavioral, Dataflow, Structural

An architecture can be written in one of three basic coding styles: (1) Dataflow (2) Behavioral (3) Structural. The difference between these styles is based on the type of concurrent statements used: A dataflow architecture uses only concurrent signal assignment statements. A behavioral architecture uses only process statements. A structural architecture uses only component instantiation …

VHDL Modelling Styles: Behavioral, Dataflow, StructuralRead More »