Study Electronics & Communication Engineering
The serial adder is a digital circuit in which bits are added a pair at a time. Let A and B be two unsigned numbers to be added to produce Sum = A + B. In this we are using three shift registers which are used to hold A, B and Sum. Now in each […]
Serial Adder using Mealy and Moore FSM in VHDL Read More »
Assuming that we have the design concept that defines the expected behaviour and characteristics of the large circuit: Step1: Partition circuit into smaller blocks and then design each block separately. Step 2: After partitioning, circuitry in each block is defined and chips needed to implement it are chosen. Step 3: After designing the blocks, the
Design Flow for Logic Circuit in VHDL Read More »
1. VHDL code for half adder using Dataflow modelling: library ieee; use ieee.std_logic_1164.all; entity half_adder is port (a, b: in std_logic; sum, carry_out: out std_logic); end half_adder; architecture dataflow of half_adder is begin sum <= a xor b; carry_out <= a and b; end dataflow; 2. VHDL code for half adder using Structural modelling: library
VHDL code for half adder Read More »
Simulation in VHDL: It describes the behaviour of the circuit in terms of input signals, the output signals, knowledge of delays. The behaviour described in terms of occurrences of events and waveforms on signals. In this mode, design description is compiled and simulated and the results are evaluated. Simulation process in VHDL is based on
Synthesis vs Simulation in VHDL Read More »
An architecture can be written in one of three basic coding styles: (1) Dataflow (2) Behavioral (3) Structural. The difference between these styles is based on the type of concurrent statements used: A dataflow architecture uses only concurrent signal assignment statements. A behavioral architecture uses only process statements. A structural architecture uses only component instantiation
VHDL Modelling Styles: Behavioral, Dataflow, Structural Read More »